

200

220

Setup and Hold

Warning: When the setup and hold specification for a label is changed, this impacts all other labels that include the same channels.

E00R  
DATA

All bits

Individual bits

Bit: 0

Setup: 2.500 ns

Hold: 0 s

Ok Cancel

210

FIG 2




FIG. 3

Timing diagram showing the sequence of events for the logic analyzer setup:

- Logic analyzer setup and hold window: 1.25 us
- 2 ns
- 1 ns
- 2 ns

FIG 4



008080" 8904E960




FIG. 7




FIG. 8




FIG. 9

008080" 8904E960




FIG. 10




FIG. 11




FIG. 12